## **IN THE CLAIMS:**

- 1. (Previously presented) A serializer arranged to accept a data word from a computing
- system and to send the data word out bit by bit, the serializer comprising:
- means for serially outputting the data word via a data line of an output port, the
- 4 means for serially outputting having a control input; and
- a first bit clock connected to the control input wherein the data bits are serially
- sent out, and wherein the first bit clock is synchronized to the define the individual bits
- being sent out, and wherein the first bit clock is sent out via bit clock lines of the output
- 8 port, the bit clock in parallel with the data bits.
- 2. (Original) The serializer of claim 1 further comprising means for obtaining the data
- word from a bi-directional data bus of the computing system.
- 3. (Original) The serializer of claim 1 further comprising means for sending a word
- boundary comprised of a combination of signals on the bit clock and the data lines of the
- 3 serial port.
- 4. (Withdrawn) A descriptional arranged to receive a data word bit by bit and present the
- data word to a computing system, the deserializer comprising:
- means for serially receiving the data word bits from a data line of a serial input
- 4 port, the means for serially receiving data having a control input; and
- a bit clock signal synchronized to define the individual bits being received, the bit
- 6 clock received from a bit clock line of the serial input port, and wherein the bit clock is
- 7 connected to the control input wherein the data word bits are serially received.
- 5. (Withdrawn) The deserializer of claim 4 further comprising means for sending the
- received data word to the computing system is via a bi-directional data bus.

- 6. (Withdrawn) The deserializer of claim 3 claim 4 further comprising means for receiv-
- 2 ing and detecting a word boundary comprised of a combination of signals on the received
- 3 bit clock line and the data line.
- 7. (Previously presented) A serializer/deserializer, the serializer portion arranged to ac-
- 2 cept a first data word from a computing system and to send the first data word out bit by
- bit, and the deserializer portion arranged to receive a second data word bit by bit and pre-
- sent the second data word to the computing system, the serializer/deserializer comprising:
- means for serially outputting the first data word via a data line of a serial port;
- the means for serially outputting having a control input;
- a first bit clock connected to the control input wherein the first data bits are seri-
- ally sent out, and wherein the first bit clock is synchronized to define the individual bits
- being sent out, and wherein the first bit clock is sent out via a bit clock line of the serial
- port, the first bit clock in parallel with the data bits;
  - means for serially receiving second data word bits from the data line of the serial
- port, the means for serially receiving having a second control input; and
- a second bit clock signal synchronized to define the individual bits being re-
- ceived, the second bit clock received from the bit clock line of the serial port, and
- wherein the second bit clock is connected to the second control input wherein the second
- data word bits are serially received.
- 8. (Previously presented) The serialzer/deserializer of claim 7 further comprising means
- 2 for obtaining the first data word from a bi-directional data bus of the computing system,
- and means for sending the received second data word to the computing system is via the
- 4 bi-directional data bus.

11

- 9. (Previously presented) The serializer/deserializer of claim 7 further comprising means
- 2 for forming and sending a first word boundary comprised of a combination of signals on
- the bit clock line and the data line of the serial port, and means for receiving and detect-

- 4 ing a second word boundary comprised of a combination of signals on the bit clock line
- 5 and the data line of the serial port.
- 1 10. (Previously presented) The serializer/deserializer of claim 7 further comprising
- 2 means for controlling the sending and the receiving of data and bit clock over the serial
- 3 data port.
- 1 11. (Previously presented) A process for serializing that is arranged to accept a data
- word from a computing system and to send the data word out bit by bit, the process com-
- 3 prising the steps of:
- serially outputting the data word via a data line of an output port;
- 5 controlling the serial outputting with a control input;
- 6 connecting a first bit clock to the control input wherein the data bits are serially
- sent out, and wherein the first bit clock is synchronized to define the individual bits being
- 8 sent out; and
- sending the first bit clock out via bit clock lines of the output port, the bit clock in
- parallel with the data bits.
- 1 12. (Previously presented) The process of serializing of claim 11 further comprising the
- 2 step of:
- obtaining the data word from a bi-directional data bus of the computing system.
- 13. (Original) The process of serializing of claim 11 further comprising the step of:
- sending a word boundary comprised of a combination of signals on the bit clock
- and the data lines of the serial port.
- 14. (Withdrawn) A process of de-serializing that is arranged to receive a data word bit
- by bit and present the data word to a computing system, the process comprising the steps
- 3 of:
- serially receiving the data word bits from a data line of a serial input port;

- 5 controlling the serially receiving data with a control input;
- receiving a bit clock from a bit clock line of the serial input port, the bit clock
- y synchronized to define the individual bits being received; and
- s connecting the bit clock to the control input wherein the data word bits are serially
- 9 received.
- 1 15. (Withdrawn) The process of de-serializing of claim 14 further comprising the step
- 2 of:
- sending the received data word to the computing system via a bi-directional data
- 4 bus.
- 1 16. (Withdrawn) The process of de-serializing of claim 14 further comprising the step
- 2 of:
- receiving and detecting a word boundary comprised of a combination of signals
- on the received bit clock line and the data line.
- 17. (Previously presented) A process for serializing and de-serializing, the serializing
- 2 portion arranged for accepting a first data word from a computing system and sending the
- first data word out bit by bit, and the de-serializing portion arranged for receiving a sec-
- ond data word bit by bit and presenting the second data word to the computing system,
- the process for serializing and de-serializing comprising the step of:
- serially outputting the first data word via a data line of a serial port, the means for
- 7 serially outputting having a control input;
- 8 connecting a first bit clock to the control input wherein the first data bits are seri-
- ally sent out, and wherein the first bit clock is synchronized to define the individual bits
- being sent out;
- sending out the first bit clock via a bit clock line of the serial port, the first bit
- clock in parallel with the data bits;
- serially receiving second data word bits from the data line of the serial port, the
- means for serially receiving data having a second control input; and

- receiving a second bit clock signal from the bit clock line of the serial port, the second bit clock synchronized to define the individual bits being received, and wherein the second bit clock is connected to the second control input wherein the second data word bits are serially received.
- 18. (Previously presented) The serializing and de-serializing of claim 17 further com-
- 2 prising the steps of:
- obtaining the first data word from a bi-directional data bus of the computing sys-
- 4 tem, and sending the received second data word to the computing system is via the bi-
- 5 directional data bus.
- 1 19. (Previously presented) The serializing and de-serializing of claim 17 further com-
- 2 prising the steps of: forming and sending a first word boundary comprised of a combina-
- tion of signals on the bit clock line and the data line of the serial port; and
- 4 receiving and detecting a second word boundary comprised of a combination of
- signals on the bit clock line and the data line of the serial port.
- 20. (Previously presented) The serializing and de-serializing of claim 17 further com-
- 2 prising the step of:
- controlling the sending and the receiving of data and bit clock over the serial data
- 4 port.